Skip to main content

Search This Blog

VLSI Design Verification

For Sharing ASIC/FPGA Design Verification Experiences

Posts

Showing posts from August, 2009

Leadership - Training by Spreadminds

Get link
Facebook
X
Pinterest
Email
Other Apps

- August 01, 2009

So You Want To Be A Consultant?

Get link
Facebook
X
Pinterest
Email
Other Apps

- August 01, 2009

Leadership Training

Get link
Facebook
X
Pinterest
Email
Other Apps

- August 01, 2009

Biotechnology Marketing 101 Your Company

Get link
Facebook
X
Pinterest
Email
Other Apps

- August 01, 2009

Powered by Blogger

Search This Blog

Jagadish: I’m Jagadish, a Senior Engineer specializing in SoC/IP verification and emulation, currently focused on CDMA IP verification. Over the past decade, I’ve worked with leading technology companies including Qualcomm, Microsoft, Goodix Technology, and NXP, contributing to complex silicon programs and system-level verification flows. My expertise spans AXI, DMA, LPDDR memory controllers, and UVM-based verification, with a deep understanding of timing, buffer management, and debug methodologies. I’m passionate about making advanced verification concepts accessible — whether through technical writing, workshops, or hands-on demos. Beyond engineering, I design STEM workshops that blend robotics, AI, and playful learning for students. My goal is to inspire curiosity and help young minds connect theory with real-world technology.

Archive

2025 4

2024 2
- April 1
- February 1
2023 2
- August 1
- April 1
2021 11
- September 8
- June 1
- March 1
- January 1
2020 1
- August 1
2018 1
- April 1
2016 4
2009 4
- August 4
2008 9
- February 1
- January 8

Show more Show less

Labels

SVA
SystemVerilog Assertions

Report Abuse