VLSI Design Verification

The goal of verification is complete testing the design according to specification with the highest quality in the shortest period of time. Environment creation and testcase development Coverage Finding bugs in early stage Mixedsignal, Clock and reset GLS

FC is watchdog and extra check   Checks both Design and its Verification Qualities  helps develop new testcases for verification completeness  To implement Functional Coverage we need to understand Design Spec